In order to miniaturize a very low-level dc current amplifier and to speed up its output response speed, we proposed to employ the switched-capacitor circuit (SCC) as its negative feedback circuit, instead of the conventionally used high-ohmage resistor. However, in the case of using SCC, the output waveform had unnecessary components. To decrease the effect of these components and to speed up the response speed, we used a switched-capacitor filter (SCF), an offset controller, and a positive feedback circuit. As a result, we demonstrated that it was useful to use the amplifier using the SCC. key words: dc amplifier, small current measurement, negative feedback, positive feedback, switched-capacitor
Introduction
When very small ion currents are measured by mass spectroscopes and radiation detectors, the response speeds of the measuring instruments are limited by those of very low-level dc current amplifiers [1] - [3] . This means that these amplifiers are required to observe rapid transient phenomena. In general, the very low-level dc current amplifier for measuring small currents is composed of an amplifier that has high-input impedance and a high-ohmage resistor as its negative feedback circuit. In the output of this amplifier, a voltage drop is produced by an unknown small current flowing through the high-ohmage resistor of a known value. Thus, we can obtain the value of the small current by Ohm's law [1] - [3] . An amplifier using a high-ohmage resistor is not appropriate for miniaturization and has undesirable and unavoidable effects of the stray capacitances across its terminals. The latter factors especially causes the amplifier to have complicated frequency characteristic, which results in the poor responses of the very low-level dc current amplifier [4] , [5] . In order to decrease its effective input capacitance and to speed up its output response speed, a positive feedback circuit had been employed [4] , [5] . In this case, however, the amplifier was unstable and began to oscillate. As a result, high speed response of the amplifier could not be obtained.
Therefore, to improve the above problems, we proposed to employ the switched-capacitor circuit (SCC) in the negative feedback circuit. The SCC is equivalent to a resistor and is suitable for miniaturization. And transient phe- nomena of the output waveforms of the very low-level dc current amplifier were investigated by means of computer simulation [6] , [7] . However, vibrations and offset components in the output voltage were generated by charge and discharge actions of the SCC and clock feed through (CFT) of analog switches. In this paper, we investigated the elimination of these unnecessary components of the amplifier using an SCC with a switched-capacitor filter (SCF) and an offset controller. Furthermore, the positive feedback circuit was also used to speed up the response speed [8] .
Circuit Description
The very low-level dc current amplifier using SCC, including the positive feedback circuit, SCF, and a small current source, is shown in Fig. 1 . The symbols used for the amplifier are as follows. K is amplification of the amplifier having a high-input resistance and C g and R g are the input capacitance and input resistance, respectively. In the experiment, we utilized a triangular-wave voltage produced by the function generator and the differentiating capacitor C S (reactance attenuator) to obtain a square-wave current I S having high-output impedance as the input signal to the amplifier. C O is the output capacitance to the ground of C S . The positive feedback circuit is composed of a positive feedback capacitance C p and a positive feedback amplification K p . The negative feedback circuit is comprised of an SCC and a feedback rate attenuator, which is able to increase the amplification of the amplifier. As a result, using the feedback rate attenuator reduces the Miller effect. The SCC is composed of four analog switches (S 1 , S 2 , S 3 , and S 4 ) and a capacitor C 1 . It is assumed that S 1 and S 3 are synchronous with S 2 and S 4 , respectively, and that the four switches are controlled by two non-overlapping clock signals. Therefore, 
Circuit Analysis
In this section, we analyzed the output response speed, the theoretical output voltage of the very low-level dc current amplifier, and the principle of operation of the SCF.
Output Responce Characteristic of the Very LowLevel dc Current Amplifier
An input equivalent circuit of the very low-level dc current amplifier using the SCC is shown in Fig. 2(a) . In this case, we assume that a small current I S is dc current because the clock frequency f S of the SCC is much higher than the frequency of I S . We further assume that T 1 is the time when S 1 and S 2 are closed (S 3 and S 4 are opened), and T 2 is the time when S 1 and S 2 are opened (when S 3 and S 4 are closed). The voltage V z at the node z in Fig. 2 (a) is given by
Thus, Millman's theorem is applied to Fig. 2(a) , and the voltage V 1 is represented by
where ω is the angular frequency, C is capacitance in the negative feedback circuit and is given by 
Fig. 2
The input equivalent circuit of the very low-level dc current amplifier using the SCC.
where C α is parasitic capacitance component of the analog switches. Therefore, input admittance of the amplifier, Y in , is given by
In fact, a clock feed through is caused by the parasitic capacitance components. However, as the first step of our research, we assume that the SCC has the parasitic capacitance C α across its terminals for simplicity of the circuit analysis.
In depth investigation with respect to the clock feed through will be discussed in a future paper. The effective input resistance, R in , and the effective input capacitance, C in , are given as follows:
and
The simplified input equivalent circuit of the very low-level dc current amplifier using the SCC is shown in Fig. 2 (b). For simplicity, C 1 and R S C of the SCC are converted into C 1 and R S C in the equivalent circuit at the input of the amplifier, respectively. In this case, C 1 is given by
Further, C 1 is alternately connected to the left-hand side of the circuit and GND. The equivalent resistance R S C is given by
where f S is the clock frequency. Therefore, the input admittance Y in in Fig. 2 
(b) is represented by
From Eq. (2) and R g R S C , the time constant of the amplifier, τ in , is given as follows:
From Eqs. (2) and (3), we can see that the Miller effect reduces by using the feedback rate attenuator because the value of R 1 /(R 1 +R 2 ) is smaller than unity (R 1 /(R 1 +R 2 ) < 1), and that the effective input capacitance is decreased by using the positive feedback circuit because the positive feedback capacitance C p acts as a negative capacitance when K p is larger than unity (K p > 1).
Theoretical Output Voltage
The output voltage of the very low-level dc current amplifier has vibrations and an offset voltage due to charge and discharge actions of the SCC and the CFT. The enlarged output voltage waveform of the amplifier at a positive final steadystate is shown in Fig. 3 . Let the switching period of the switches be T S and the output voltage of the amplifier at t = nT S be V O (n). Subscript symbols '+' and '−' mean just after and just before the time event occurs, respectively. For example, V O (n + 1) − means the voltage just before t = (n + 1)T S . Assume that rapid changes in the output voltage from T 2 to T 1 is V 1 and those from T 1 to T 2 is V 2 . The output voltages at each time are
Fig . 3 Relationship between the output voltage waveform and clock waveform.
The term V O (n + 1/2) − of Eq. (5) represents the peak voltage during T 1 . Additionally, electric charges of the SCC are conserved just before and after t = nT S . We obtain
Since V O (n) − =V O (n + 1) − , from Eqs. (4) and (6) we obtain
Further V O (n − 1/2) + = V O (n + 1/2) + ; hence, from Eqs. (5) and (8) we obtain
In addition, since V O (n) − = V O (n + 1) − , from Eqs. (6) and (7) we obtain
Substituting Eq. (10) into Eq. (9) gives the peak voltage during T 1 :
From Eq. (11), we can understand that the peak voltage during T 1 includes the theoretical voltage (I S R S C ) and the offset voltage (C α V 2 /C 1 ). Therefore, the theoretical output voltage can be obtained by sampling the peak voltage during T 1 using the SCF and by cancelling out the offset voltage using the offset controller.
The Principle of Operation of the SCF
As stated above, the output voltage of the very low-level dc current amplifier has vibrations due to charge and discharge actions of the SCC. Therefore, we must sample the peak voltage during T 1 . In our research, we proposed to use the SCF not as a low-pass filter but as a sample-and-hold circuit to obtain the peak voltage during T 1 . The circuit configuration of the SCF is shown in Fig. 1 . Switches S 5 and S 6 are synchronous with S 1 (S 2 ) and S 3 (S 4 ), respectively. Therefore, the peak voltage during T 1 , which is the theoretical voltage (I S R S C ), is charged by the capacitor C t . In the next period T 2 , the electric charge at C t is discharged and transferred to C h . When the action is repeated, the output voltage V O equals the input voltage V O . The operating state of the SCF is shown in Fig. 4 .
Firstly, it is assumed that the ON resistances of the S 5 and S 6 are R 5 and R 6 , respectively, and that the OFF resistances of these switches are infinite. From Fig. 4(a) , when S 5 is closed at t = nT S , we obtain the differential equation as follows: where nT S + t 1 (n + 1/2)T S − . Since the electric charge q ct at C t does not change just before and after t = nT S , the initial condition q ct (n) + is given by
if we consider t 1 = nT S + as the initial time during T 1 . Therefore, the general solution of Eq. (12) is represented by
where the time constant τ 1 = R 5 C t and T = nT S + . From Eq. (13), V ct (t 1 ) equals V O at a steady-state. Furthermore, V O equals the peak output voltage of the amplifier during T 1 because S 5 is closed during T 1 . From Fig. 4(a) , it is clear that the output voltage V ch (t 1 )(= V O ) is constant during T 1 . Secondly, from Fig. 4(b) , when S 6 is closed at t = (n + 1/2)T S , we obtain the differential equations during T 2 as follows:
where (n + 1/2)T S + t 2 (n + 1)T S − . Integrating Eq. (14) from (n + 1/2)T S + to t 2 gives
Since voltages V ct and V ch do not change just before and after t = nT S , the initial conditions V ct (n+1/2) + and V ch (n+ 1/2) + are given by
respectively, if we consider t 2 = (n + 1/2)T S + as the initial time during T 2 . Substituting Eq. (16) into Eq. (14) gives the following differential equation:
The general solution of Eq. (17) is represented by
where
) of the SCF at a steady-state becomes 
From the above results, we can understand that the SCF acts as a sample-and-hold circuit. Note that using a sample-andhold circuit generally requires a clock generator that completely differs from two non-overlapping clock signals utilized by the SCC. On the other hand, using the SCF allows for sharing the two non-overlapping clock signals. Therefore, the SCF is useful from the viewpoint of miniaturization.
Experimental Results
The very low-level dc current amplifier using SCC as shown in Fig. 1 was made. The amplification K of the amplifier having high-input impedance was 62 dB (DC ∼ 1.2 MHz), and output voltage waveforms were observed using an oscilloscope. Since the triangular-wave voltage, which had a time period of 5 ms and an amplitude of 10 V, was differentiated by the differentiating capacitor C S (1.25 pF), a square-wave having a time period of 5 ms and an amplitude of 10 nA was obtained as an input current I S to the amplifier. The equivalent resistance R S C of the SCC was set to 1 MΩ by using a styrol capacitor C 1 of 10.3 pF and by adjusting the value of the clock frequency f S . The attenuation X of the feedback rate attenuator, consisting of R 1 of 96.0 Ω and R 2 of 10.3 kΩ, was set to 1/100. As a result, the total equivalent resistance R f (= R S C /X) of the negative feedback circuit was set to 100 MΩ. We used C-MOS analog switches (MAX326, MAXIM Integrated Products, Inc.), the maximum leakage current of which was 10 pA, as switches of the SCC. The value of C p was set to 2 pF. An SCF and an offset voltage controller, which were connected to the input of the amplifier and had a gain of unity, were also used in this experiment. The input stage of the offset controller was composed of a J-FET which had higher input impedance than the negative feedback circuit, and its voltage drift was very small (several µV). Therefore, the offset controller did not have much effect on the current detection sensitivity of the amplifier. waveform at a positive final steady-state in the case without K p . In this case, peak values of the output voltage during a period T 1 became 1 V by using the clock frequency f S of 74.1 kHz; however, the theoretical value was 97.1 kHz. The offset voltage was adjusted by the offset controller until the theoretical output voltage, which was observed during the time period T 1 , was centered at GND level to obtain its symmetric amplitude.
Without the Positive Feedback Circuit
From Figs. 5(a) and 5(b), we found the output voltage of the very low-level dc current amplifier had vibrations due to charge and discharge actions of the SCC as mentioned in Section 3. Parasitic capacitances in the terminals between drain-source, gate-drain, and gate-source in the C-MOS switches caused the output waveform of the amplifier to have a margin of error.
Peak values of the output voltage during T 1 were sampled by the SCF. The result is shown in Fig. 5(c) . The output voltage V O of the SCF has the offset voltage due to the CFT. In the following experiments, we adjusted the offset voltage until V O was centered at GND level by using the offset controller. From Fig. 5(c) , it is clear that using the SCF drastically reduces vibrations as well as unnecessary components, and that the input current I S is obtained by measuring the amplitude value of its output voltage. With respect to the Fig. 5(c) , the rise time t r of the output waveform of the SCF is 36.4 µs. The rise time, here, is the time required for the output waveform to rise from 10% to 90% of its final steady-state value, as defined in general. The output waveform of the very low-level dc current amplifier using the high-ohmage resistor without K p is shown in Fig. 6 . In this case, the rise time is 83.8 µs. Peak values of the output voltage during the period T 1 were sampled by the SCF. The result is shown in Fig. 7(c) . From Fig. 7(c) , we could obtain the output voltage having the theoretical amplitude by using the positive feedback circuit. In this case, the rise time is 24.0 µs. The output waveform of the very low-level dc current amplifier using the high-ohmage resistor with K p is shown in Fig. 8 . The rise time of the output waveform is 62.3 µs, and the output noise at the positive and negative final steady-states much increases. This deteriorates the signal to noise ratio of the amplifier.
With the Positive Feedback Circuit
As a result, it was possible to speed up the output re- sponse speed of the very low-level dc current amplifier by using the positive feedback circuit. Thus, these experimental results imply that the effective input capacitance of the amplifier decreases. Table 1 shows the relationship between rise time t r and K p , in both the cases using the high-ohmage resistor negative feedback circuit and using the SCC. It was clear from Table 1 that the response of the very low-level dc current amplifier using the SCC was better than that of the amplifier using the high-ohmage resistor from the viewpoint of speeding up its response speed. Therefore, using the SCC with a positive feedback circuit is an effective way to obtain faster performance of the very low-level dc current amplifier. Moreover, using the SCC and the SCF significantly led to the improvement of the signal to noise ratio, as compared to the case of using a high-ohmage resistor with the positive feedback circuit.
Conclusion
In this paper, we demonstrated that a small current of 10 nA could be measured by a very low-level dc current amplifier using an SCC and an SCF, and that it was useful to include the positive feedback circuit from the viewpoint of speeding up its response speed. A circuit configuration of SCC and SCF, which do not have much effect on the clock feed through, will be considered as the next step of our research.
